UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/637,169	08/08/2003	Marc Tremblay	SUN-P9325-MEG	2951

57960 7590 09/25/2007

SUN MICROSYSTEMS INC.
C/O PARK, VAUGHAN & FLEMING LLP
2820 FIFTH STREET
DAVIS, CA 95618-7759

EXAMINER	
FENNEMA, ROBERT E	
ART UNIT	**PAPER NUMBER**
2183	

MAIL DATE	DELIVERY MODE
09/25/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary	Application No.	Applicant(s)	
	10/637,169	TREMBLAY ET AL.	
	Examiner	Art Unit	
	Robert E. Fennema	2183	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1)☒ Responsive to communication(s) filed on *30 July 2007*.

2a)☒ This action is **FINAL**. 2b)☐ This action is non-final.

3)☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4)☒ Claim(s) *1-3,6-15 and 18-25* is/are pending in the application.

4a) Of the above claim(s) _____ is/are withdrawn from consideration.

5)☐ Claim(s) _____ is/are allowed.

6)☒ Claim(s) *1-3, 6-15, and 18-25* is/are rejected.

7)☐ Claim(s) _____ is/are objected to.

8)☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9)☐ The specification is objected to by the Examiner.

10)☐ The drawing(s) filed on _____ is/are: a)☐ accepted or b)☐ objected to by the Examiner.

Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11)☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12)☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a)☐ All b)☐ Some * c)☐ None of:

1.☐ Certified copies of the priority documents have been received.

2.☐ Certified copies of the priority documents have been received in Application No. _____.

3.☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) ☐ Notice of References Cited (PTO-892)
2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
3) ☐ Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date _____.
4) ☐ Interview Summary (PTO-413) Paper No(s)/Mail Date. _____ .
5) ☐ Notice of Informal Patent Application
6) ☐ Other: _____.

DETAILED ACTION

1. Claims 1-3, 6-15, and 18-25 have been considered. Claims 1, 13, and 25 amended as per Applicants request. Claims 4 and 16 cancelled as per Applicants request.

Claim Objections

2. Claim 13 is objected to for not concluding with a period.

Double Patenting

3. The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. A nonstatutory obviousness-type double patenting rejection is appropriate where the conflicting claims are not identical, but at least one examined application claim is not patentably distinct from the reference claim(s) because the examined application claim is either anticipated by, or would have been obvious over, the reference claim(s). See, e.g., *In re Berg*, 140 F.3d 1428, 46 USPQ2d 1226 (Fed. Cir. 1998); *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) or 1.321(d) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent either is shown to be commonly owned with this application, or claims an invention made as a result of activities undertaken within the scope of a joint research agreement.

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

4. Claims 1-3, 6-15, and 18-25 are provisionally rejected on the ground of nonstatutory obviousness-type double patenting as being unpatentable over claims 1, 3,

5-13, 15, and 17-25 of copending Application No. 10/637,166 in view of Oplinger et al. and Moss et al. The copending Application teaches executing a start transactional execution instruction to mark the beginning of a block of instructions to be executed transactionally, where changes are not committed unless it successfully completes, but does not teach a fail instruction, where if encountered, terminates the execution without committing results of the execution, and performing the steps listed in the claims.

Moss teaches a variety of primitives to implement transactional execution, including an abort instruction, which causes the machine to discard all updates to the write set. This instruction is combined with a commit instruction and a validate instruction, with the disclosed advantages of allowing a user to define customized regions for transactional execution.

Additionally, Oplinger teaches a transactional programming model in which his abort/fail instruction not only eliminates the speculative state, but also branches the program to an address that was previously set by a TRY instruction (Section 3.2). The advantage of having an instruction is being able to go to an error handling case in the event of an abort (see Section 3.2, the second code example, where the system jumps to an error message on an abort), giving the programmer more control over the execution and troubleshooting of his program. Given these advantages, it would have been obvious to one of ordinary skill in the art at the time the invention was made to take Moss's invention, and allow the abort instruction to specify an address to branch to in the event of the abort instruction executing.

This is a provisional obviousness-type double patenting rejection.

Claim Rejections - 35 USC § 103

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

> (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

6. Claims 1-3, 6-15, and 18-25 are rejected under 35 U.S.C. 103(a) as being unpatentable over Moss et al ("Transactional Memory: Architectural Support for Lock-Free Data Structures", herein Moss), in view of Oplinger et al ("Enhancing Software Reliability with Speculative Threads", herein Oplinger).

7. As per Claim 1, Moss teaches: A method for executing a fail instruction to facilitate transactional execution on a processor, comprising:

transactionally executing a block of instructions within a program (Section 2.1);

wherein changes made during the transactional execution are not committed to the architectural state of the processor unless the transactional execution successfully completes (Section 2.1, it requires that the commit instruction be successful); and

if the fail instruction is encountered during the transactional execution, terminating the transactional execution without committing results of the transactional execution to the architectural state of the processor (Section 2.1, see commit, abort and validate instructions), but fails to teach:

wherein terminating the transactional execution involves branching to a location specified by the fail instruction or to a location specified by a start transactional execution (STE) instruction at the beginning of the transactional execution; or setting state information in the processor and continuing the transactional execution, wherein the processor handles the failure later.

However, Oplinger teaches a transactional programming model in which his abort/fail instruction not only eliminates the speculative state, but also branches the program to an address that was previously set by a TRY instruction (Section 3.2). The advantage of having an instruction is being able to go to an error handling case in the event of an abort (see Section 3.2, the second code example, where the system jumps to an error message on an abort), giving the programmer more control over the execution and troubleshooting of his program. Given these advantages, it would have been obvious to one of ordinary skill in the art at the time the invention was made to take Moss's invention, and allow the abort instruction to specify an address to branch to in the event of the abort instruction executing.

8. As per Claim 2, Moss teaches: The method of claim 1, wherein terminating the transactional execution involves discarding changes made during the transactional execution (Section 2.1).

9. As per Claim 3, Moss teaches: The method of claim 2, wherein discarding changes made during the transactional execution involves:

discarding register file changes made during the transactional execution (Section 2.1, see commit, abort, and validate instructions);

clearing load marks from cache lines (Section 3.1.2, XABORT tagged entries are set to EMPTY);

draining store buffer entries generated during transactional execution (Section 3.1.2, XABORT tagged entries are set to EMPTY, clearing out the data that was temporarily stored in them); and

clearing store marks from cache lines (Section 3.1.2, XABORT tagged entries are set to EMPTY).

10. As per Claim 6, Moss teaches: The method of claim 1, wherein terminating the transactional execution additionally involves attempting to re-execute the block of instructions (Section 2.2, wherein if Step 4 fails, the process repeats at step 1).

11. As per Claim 7, Moss teaches: The method of claim 1, wherein if the transactional execution of the block of instructions is successfully completed, the method further comprises:

atomically committing changes made during the transactional execution (Sections 2.0 and 2.1); and

resuming normal non-transactional execution (As Section 2.2 says, the transactional execution is intended for critical sections, which are small parts of non-transactional code blocks. Therefore, when it was finished, it would resume execution in

the non-transactional code. Section 5.4 further elaborates on this, by stating that the transactions have short durations, and small data sets, meaning that it must go to non-transactional after that short duration).

12. As per Claim 8, Moss teaches: The method of claim 1, wherein potentially interfering data accesses from other processes are allowed to proceed during the transactional execution of the block of instructions (Section 1, where it is stated that "If one process is interrupted in the middle of an operation, other processes will not be prevented from operating on that object").

13. As per Claim 9, Moss teaches: The method of claim 1, wherein if an interfering data access from another process is encountered during the transactional execution, the method further comprises:

discarding changes made during the transactional execution (Section 2.1, see commit, abort, and validate instructions); and

attempting to re-execute the block of instructions (Section 2.2, see step 4).

14. As per Claim 10, Moss teaches: The method of claim 1, wherein the block of instructions to be executed transactionally comprises a critical section (Section 2.2, first paragraph).

15. As per Claim 11, Moss teaches: The method of claim 1, wherein the fail instruction is a native machine code instruction of the processor (Section 7).

16. As per Claim 12, Moss teaches: The method of claim 1, wherein the fail instruction is defined in a platform-independent programming language (Section 3.1 and 3.2, which show an example written in C).

17. As per Claim 13, Moss teaches: A computer system that supports a fail instruction to facilitate transactional execution, comprising:

a processor (inherent in a computer system that executes instructions); and

an execution mechanism within the processor (inherent in a computer system that executes instructions);

wherein the execution mechanism is configured to transactionally execute a block of instructions within a program (Section 2.1);

wherein changes made during the transactional execution are not committed to the architectural state of the processor unless the transactional execution successfully completes (Section 2.1, it requires that the commit instruction be successful); and

wherein if the fail instruction is encountered during the transactional execution, the execution mechanism is configured to terminate the transactional execution without committing results of the transactional execution to the architectural state of the processor (Section 2.1, see commit, abort and validate instructions), but fails to teach:

wherein terminating the transactional execution involves branching to a location specified by the fail instruction or to a location specified by a start transactional execution (STE) instruction at the beginning of the transactional execution, or to set state information in the processor and continue transactional execution, wherein the execution mechanism is configured to handle the failure later.

However, Oplinger teaches a transactional programming model in which his abort/fail instruction not only eliminates the speculative state, but also branches the program to an address that was previously set by a TRY instruction (Section 3.2). The advantage of having an instruction is being able to go to an error handling case in the event of an abort (see Section 3.2, the second code example, where the system jumps to an error message on an abort), giving the programmer more control over the execution and troubleshooting of his program. Given these advantages, it would have been obvious to one of ordinary skill in the art at the time the invention was made to take Moss's invention, and allow the abort instruction to specify an address to branch to in the event of the abort instruction executing.

18. As per Claim 14, Moss teaches: The computer system of claim 13, wherein while terminating the transactional execution, the execution mechanism is configured to discard changes made during the transactional execution (Section 2.1).

19. As per Claim 15, Moss teaches: The computer system of claim 14, wherein while discarding changes made during the transactional execution, the execution mechanism is configured to:

discard register file changes made during the transactional execution (Section 2.1);

clear load marks from cache lines (Section 3.1.2, XABORT tagged entries are set to EMPTY);

drain store buffer entries generated during transactional execution (Section 3.1.2, XABORT tagged entries are set to EMPTY, clearing out the data that was temporarily stored in them); and

20. to clear store marks from cache lines (Section 3.1.2, XABORT tagged entries are set to EMPTY).

21. As per Claim 18, Moss teaches: The computer system of claim 13, wherein while terminating the transactional execution, the execution mechanism is additionally configured to attempt to re-execute the block of instructions (Section 2.2, wherein if Step 4 fails, the process repeats at step 1).

22. As per Claim 19, Moss teaches: The computer system of claim 13, wherein if the transactional execution of the block of instructions is successfully completed, the execution mechanism is configured to:

atomically commit changes made during the transactional execution (Sections 2.0 and 2.1); and

to resume normal non-transactional execution (As Section 2.2 says, the transactional execution is intended for critical sections, which are small parts of non-transactional code blocks. Therefore, when it was finished, it would resume execution in the non-transactional code. Section 5.4 further elaborates on this, by stating that the transactions have short durations, and small data sets, meaning that it must go to non-transactional after that short duration).

23. As per Claim 20, Moss teaches: The computer system of claim 13, wherein the computer system is configured to allow potentially interfering data accesses from other processes to proceed during the transactional execution of the block of instructions (Section 1, where it is stated that "If one process is interrupted in the middle of an operation, other processes will not be prevented from operating on that object").

24. As per Claim 21, Moss teaches: The computer system of claim 13, wherein if an interfering data access from another process is encountered during the transactional execution, the execution mechanism is configured to:

discard changes made during the transactional execution (Section 2.1, see commit, abort, and validate instructions); and

to attempt to re-execute the block of instructions (Section 2.2, see step 4).

25. As per Claim 22, Moss teaches: The computer system of claim 13, wherein the block of instructions to be executed transactionally comprises a critical section (Section 2.2, first paragraph).

26. As per Claim 23, Moss teaches: The computer system of claim 13, wherein the fail instruction is a native machine code instruction of the processor (Section 7).

27. As per Claim 24, Moss teaches: The computer system of claim 13, wherein the fail instruction is defined in a platform-independent programming language (Section 3.1 and 3.2, which show an example written in C).

28. As per Claim 25, Moss teaches: A computing means that supports a fail instruction to facilitate transactional execution, comprising:

a processing means (inherent in a computer that executes instructions); and

an execution means within the processing means (inherent in a computer that executes instructions);

wherein the execution means is configured to transactionally execute a block of instructions within a program (Section 2.1);

wherein changes made during the transactional execution are not committed to the architectural state of the processor unless the transactional execution successfully completes (Section 2.1, it requires the commit instruction to successfully complete); and

wherein if the fail instruction is encountered during the transactional execution, the execution means is configured to terminate the transactional execution without committing results of the transactional execution to the architectural state of the processor (Section 2.1, see the commit, abort, and validate instructions), but fails to teach:

wherein terminating the transactional execution involves branching to a location specified by the fail instruction or to a location specified by a start transactional execution (STE) instruction at the beginning of the transactional execution, wherein the execution means is configured to handle the failure later.

However, Oplinger teaches a transactional programming model in which his abort/fail instruction not only eliminates the speculative state, but also branches the program to an address that was previously set by a TRY instruction (Section 3.2). The advantage of having an instruction is being able to go to an error handling case in the event of an abort (see Section 3.2, the second code example, where the system jumps to an error message on an abort), giving the programmer more control over the execution and troubleshooting of his program. Given these advantages, it would have been obvious to one of ordinary skill in the art at the time the invention was made to take Moss's invention, and allow the abort instruction to specify an address to branch to in the event of the abort instruction executing.

Response to Arguments

29. Examiner notes Applicants response to the double patenting rejection, however, the claims were rejected using double patenting not because the claims refer to acquiring a lock and retrying execution, in fact, that was the difference between the current invention and the copending application, the double patenting issue stems from the other limitations of the claims which are extremely similar. Examiner strongly suggests filing a terminal disclaimer to overcome the double patenting rejection, if it is appropriate.

30. Applicants remaining arguments are geared towards the current FAIL instruction having multiple functions, providing more control over the program, while the current combination of references only performs one of these functions. However, the claims have been written as conditionals, therefore only one of the functions need be taught by the art for the art to continue to read on the claims, since it does A, B, or C (but only one), and the prior art teaches B, and since A and C are optional, the combination of references is proper.

Conclusion

31. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within

TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Robert E. Fennema whose telephone number is (571) 272-2748. The examiner can normally be reached on Monday-Friday, 8:45-6:15.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (571) 272-4162. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Robert E Fennema

Examiner
Art Unit 2183

RF

EDDIE CHAN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100